Hierarchical Approach for the Verification of an IEEE - 754 Floating - Point Function
نویسندگان
چکیده
In this work, we have formalized and verified a hardware implementation of the Table-Driven algorithm for the floating-point exponential function. We have used a hierarchical approach enabling the verification of this function from the gate level implementation up to a behavioral specification adapted from the high level algorithmic description written by Harrison [3].
منابع مشابه
Hierarchical Verification of the Implementation of The IEEE-754 Table-Driven Floating-Point Exponential Function using HOL
The IEEE-754 floating-point standard, used in nearly all floating-point applications, is considered one of the most important standards. Deep datapath and algorithm complexity have made the verification of such floating-point units a very hard task. Most simulation and reachability analysis verification tools fail to verify a circuit with a deep datapath like most industrial floating-point unit...
متن کاملA Hierarchical Verification of the IEEE-754 Table-Driven Floating-Point Exponential Function using HOL
complies with the regulations of the University and meets the accepted standards with respect to originality and quality.
متن کاملVerifying a Synthesized Implementation of IEEE-754 Floating-Point Exponential Function using HOL
Deep datapath and algorithm complexity have made the verification of floating-point units a very hard task. Most simulation and reachability analysis verification tools fail to verify a circuit with a deep datapath like most industrial floating-point units. Theorem proving, however, offers a better solution to handle such verification. In this paper, we have hierarchically formalized and verifi...
متن کاملComparison of pipelined IEEE-754 standard floating point adder with unpipelined adder
Many Digital Signal Processing (DSP) algorithms use floating-point arithmetic, which requires millions of calculations per second to be performed. For such stringent requirements, design of fast, precise and efficient circuits is the goal of every VLSI designer. This paper presents a comparison of pipelined floating-point adder complaint with IEEE 754 format with an unpipelined adder also compl...
متن کاملIEEE 754-2008 Decimal Floating-Point for Intel
A brief description is provided of the decimal floating-point support available for Intel® Architecture processors, compliant with the IEEE Standard 754-2008 for Floating-Point Arithmetic [1]. Some performance results are included.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1995